DLS565: Design and characterization of a phase locked loop using 0.5um technology

DLS565: Design and characterization of a phase locked loop using 0.5um technology

Saved in:

Bibliographic Details
Main Authors:	Atendido, Kenneth Martin C., Co, Justin Daniel C., Garcia, Pamela Candice H., Navarro, Gianmarco B.
Format:	text
Language:	English
Published:	Animo Repository 2014
Subjects:	Engineering
Online Access:	https://animorepository.dlsu.edu.ph/etd_bachelors/13333
Tags:	Add Tag No Tags, Be the first to tag this record!
Institution:	De La Salle University
Language:	English

Similar Items

Full-custom design and characterization of a phase locked loop - DLS565 using 0.5um CMOS technology
by: Atendido, Kenneth Martin C., et al.
Published: (2014)

DLS7555: Design and characterization of a 555 timer IC using 0.5um CMOS technology
by: Azares, Danica B., et al.
Published: (2014)

Phase-locked loop for low frequency application using 0.18um CMOS technology
by: Zhang, Yao.
Published: (2009)

0.5um EEPROM CHARACTERIZATION
by: SEOW KIAN CHIEW
Published: (2019)

Experimental modules on integrated circuit design using tanner for 0.25 um, 0.35 um, and 0.5 CMOS process
by: Escano, Ron Alvin V., et al.
Published: (2010)

FABRICATION OF SUB-0.5UM HIGH ELECTRON MOBILITY TRANSISTORS
by: LEE KAY MING
Published: (2020)

Low voltage phase-locked loop
by: Lee, Guan Boon.
Published: (2008)

Mm-wave CMOS phase-locked loops
by: Yi, Xiang
Published: (2014)

Design of phase locked loop with PVT tolerance
by: Chong, Kok Foong
Published: (2012)

A fitter DLS-YOU
by: Physical Education Department - De La Salle University, Manila, et al.
Published: (2020)

Development of semiconductor lasers emitting in the visible (0.6 um) to mid-infrared (2.6 um) regions
by: Chan, Yuen Chuen, et al.
Published: (2008)

Design of a phase locked loop frequency synthesizer
by: Cheok, Giselle Chiau Leng.
Published: (2008)

Phase-frequency detector, charge-pump and loop filter designs used in phase-locked loop
by: Hla Moe.
Published: (2008)

K-locked-loop and its application in time mode ADC
by: Hor, Hon Cheong, et al.
Published: (2010)

A speech locked loop for cochlear implants and speech prostheses
by: Wee, K.H., et al.
Published: (2014)

Interactive E-learning environment for phase-locked loop in IC
by: Chen, Jasmine PeiSi
Published: (2021)

Implementation of BIST for an 8-bit SAR ADC on a 0.35um CMOS process
by: Co, Cherish Queen G., et al.
Published: (2011)

PrefikS um dalam bahasa Mandailing dialek Panyabungan = The Prefix um In the Penyambungan Dialect of the Mandailing Language
by: Perpustakaan UGM, i-lib
Published: (1992)

Frequency divider for general-purposed phase-locked loop frequency synthesizer
by: Yang, Tong Jiang
Published: (2008)

A study of third-order Phase-Locked Loop (PLL) systems
by: Kazi Fazlur Rahman.
Published: (2008)

Ultra low power cmos phase-locked loop frequency synthesizers
by: Vamshi Krishna Manthena
Published: (2012)

Impact of transmission error for attenuated phase shift mask for 0.10 um Technology
by: Tan, S.K., et al.
Published: (2014)

Robust phase locked loop for grid synchronization of distributed power generation systems
by: Lee, Beng Chuan
Published: (2016)

Siliconization of millimeter-wave to terahertz surface-plasmonic transceiver and phase-locked loops
by: Liang, Yuan
Published: (2022)

A strategic management paper for DLS-College of Saint Benilde
by: Rivero, Francisco D.
Published: (2007)

Design and characterization of a 0.25um programmable multiple voltage reference
by: Avila, Jose Marie S., et al.
Published: (2014)

A TDC-less all-digital phase locked loop for medical implant applications
by: Palaniappan, Arjun Ramaswami, et al.
Published: (2021)

Fully-integrated CMOS building blocks for phase-locked loops in the multi-GHz range
by: Yu, Xiaopeng
Published: (2008)

Novel techniques for fully-intergrated RF CMOS phase-locked loop frequency synthesizer
by: Boon, Chirn Chye.
Published: (2008)

Design of low power fractional-N phase locked loop for FMCW radar application
by: Liu, Supeng
Published: (2016)

In-band phase noise reduction techniques for phase-locked loops in advanced CMOS technologies
by: Liang, Zhipeng
Published: (2018)

Characterization of assist features on impact of mask error enhancement factors for sub-0.13 um technology
by: Tan, S.K., et al.
Published: (2014)

A study of age perception of pupils at DLS-Santiago Zobel School
by: Javellana, Gerard M., et al.
Published: (1983)

A study of age perception of pupils at DLS-Santiago Zobel School
by: Javellana, Gerard M., et al.
Published: (1983)

0.18 um DRAM product electrical failure analysis for prediction of physical defects
by: Tej Bahadur Megh Raj.
Published: (2008)

Implementation of a 1V temperature sensing IC on a 0.18um CMOS process
by: Briones, Juan Gabriel C., et al.
Published: (2013)

Design of a hysteresis frequency lock detector for dual-loops clock and data recovery circuit
by: Tan, Yung Sern, et al.
Published: (2013)

Experimental Validation of a Phase Lead-Lag Synchronous Frame Phase-Locked Loop Under Different Voltage Conditions
by: Jeraputra C.
Published: (2023)

A 0.35um low voltage ADC using Delta-Sigma modulator with CIC decimation filter
by: Abad, Alexander C.
Published: (2011)

MEF studies for attenuated phase shift mask for sub 0.13 um technology using 248 nm
by: Tan, S.K., et al.
Published: (2014)