FPGA-based built-in self test for a 4-bit BCD adder

In this paper, an FPGA-based built in self-test program for a 4-bit BCD adder is presented. The program can detect stuck at faults and bridging faults. The main components of the program include: circuit under test, main controller, test pattern generator, scan chain and the output response analyzer...

Full description

Saved in:
Bibliographic Details
Main Authors: Bergonio, Norwynn B., Halili, Rafael F., Lim, Maris Mei P., Santiago, Chelyne G.
Format: text
Language:English
Published: Animo Repository 2010
Subjects:
Online Access:https://animorepository.dlsu.edu.ph/etd_bachelors/14693
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: De La Salle University
Language: English

Similar Items