Hardware modeling development of a convolutional neural network with K-means-clustered weights in rapid prototyping systems: Advances and limitations
Neural networks and clustering are two of the many machine learning algorithms used for artificial intelligence. The conventional neural network is made up of numerous fully connected layers of neutrons. On the other hand, Convolutional Neural Networks (CNN) have become a better alternative to the c...
Saved in:
Main Author: | Yap, Roderick Y. |
---|---|
Format: | text |
Language: | English |
Published: |
Animo Repository
2019
|
Subjects: | |
Online Access: | https://animorepository.dlsu.edu.ph/etd_doctoral/1459 https://animorepository.dlsu.edu.ph/context/etd_doctoral/article/2514/viewcontent/Yap__Roderick_Y._disertation_2.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | De La Salle University |
Language: | English |
Similar Items
-
FPGA library based design of a hardware model for convolutional neural network with automated weight compression using K-means clustering
by: Yap, Roderick, et al.
Published: (2019) -
An FPGA-based 8-bit 8051 compatible microcontroller
by: Chua, James Earl C., et al.
Published: (2014) -
Development of core library modules for virtex-5 FPGA board
by: Arrieta, Alexia Mari P., et al.
Published: (2017) -
Hardware Implementation of an Iterative Parallel Scheduler for Optical Interconnection Networks
by: Corvera, Jan Alain, et al.
Published: (2016) -
Reconfigurable ALU for 16-bit DLX based RISC microprocessor core
by: Cardenas, Pernell, et al.
Published: (2008)