A synthesizable verilog model of an adaptive differential pulse code modulation (ADPCM) codec
This thesis proposes to make a Synthesizable Verilog Hardware Description Language (HDL) model of an Adaptive Differential Pulse Code Modulation (ADPCM) codec. The ADPCM model is intended to be used for toll-quality speech compression and would be coded in Verilog HDL's Register Transfer Level...
Saved in:
Main Author: | Yao, Stephen U. |
---|---|
Format: | text |
Language: | English |
Published: |
Animo Repository
1997
|
Subjects: | |
Online Access: | https://animorepository.dlsu.edu.ph/etd_masteral/1839 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | De La Salle University |
Language: | English |
Similar Items
-
VHDL verilog research/assignment
by: Lazaro, Jose B., Jr.
Published: (2008) -
Voice box supreme: FPGA-based hardware implementation of an ADPCM codec
by: Cada, Rona Francesca N., et al.
Published: (2007) -
System Verilog for Verification
by: Spear, Chris
Published: (2017) -
Automatic mapping of statechart into verilog
by: TRAN VU VIET ANH
Published: (2010) -
Mapping statecharts to verilog for hardware/software co-specification
by: Qin, S., et al.
Published: (2013)