An FPGA implementation of systolic array for Montgomery multiplication
Public-key cryptographic algorithms such as RSA algorithm require modular multiplications of very large operands. In RSA, the higher security the larger operand size which may reduce the clock rate and result to lower throughput This paper presents a fully systolic linear-array for the computation o...
Saved in:
Main Authors: | Nazar, Medi A., Kittitornkun, Surin, Bunyatnoparat, Pratheep |
---|---|
格式: | text |
出版: |
Animo Repository
2005
|
主題: | |
在線閱讀: | https://animorepository.dlsu.edu.ph/faculty_research/8207 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Bit serial modular multiplication on FPGA
由: Nazar, Medi A., et al.
出版: (2005) -
Development of core library modules for virtex-5 FPGA board
由: Arrieta, Alexia Mari P., et al.
出版: (2017) -
An FPGA-based 8-bit 8051 compatible microcontroller
由: Chua, James Earl C., et al.
出版: (2014) -
A cardinalised binary representation for exponentiation
由: Lam, K.-Y., et al.
出版: (2014) -
An FPGA based 16-bit RISC microprocessor core architecture
由: Cordero, Sherwin G., et al.
出版: (2006)