A Novel Low-Power Synchronous Preamble Data Line Chip Design for Oscillator Control Interface
In this paper, a novel low-power synchronous preamble data line protocol chip design for serial communication is proposed. The serial communication only uses two wires, chip select (CS) and secure digital (SD), to transmit and receive data between two devices. The proposed protocol aims to use a few...
Saved in:
Main Authors: | Chen, Shih-Lun, Chi, Tsun-Kuang, Tuan, Min-Chun, Chen, Chiung-An, Wang, Liang-Hung, Chiang, Wei-Yuan, Lin, Ming-Yi, Abu, Patricia Angela R |
---|---|
格式: | text |
出版: |
Archīum Ateneo
2020
|
主題: | |
在線閱讀: | https://archium.ateneo.edu/discs-faculty-pubs/314 https://archium.ateneo.edu/cgi/viewcontent.cgi?article=1285&context=discs-faculty-pubs |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Ateneo De Manila University |
相似書籍
-
FPGA-based built-in self test for a 4-bit BCD adder
由: Bergonio, Norwynn B., et al.
出版: (2010) -
Design of a systolic array to perform priority queue using VLSI technology
由: Bartolome, Jovito, et al.
出版: (1991) -
On the Non-STDP Behavior and Its Remedy in a Floating-Gate Synapse
由: Gopalakrishnan, Roshan, et al.
出版: (2016) -
PC based logic analyzer using field programmable gate array
由: Lagumen, Elpa Aries M., et al.
出版: (1995) -
Efficient and Accurate CORDIC Pipelined Architecture Chip Design Based on Binomial Approximation for Biped Robot
由: Chung, Rih-Lung, et al.
出版: (2022)