Programmable cyclic redundancy check encoder/decoder with VLSI implementation.
ABSTRACT see Upload (MT ENGRNG 43 1993)
Saved in:
| Main Author: | |
|---|---|
| Format: | Theses and Dissertations NonPeerReviewed |
| Published: |
1993
|
| Subjects: | |
| Online Access: | http://thesis.dlsud.edu.ph/3943/1/Programmable%20cyclic...%20-%20Roderick%20Yap.pdf http://thesis.dlsud.edu.ph/3943/2/MT%20ENGRNG%2043.pdf http://thesis.dlsud.edu.ph/3943/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | De La Salle University |
| Summary: | ABSTRACT see Upload (MT ENGRNG 43 1993) |
|---|