Programmable cyclic redundancy check encoder/decoder with VLSI implementation.
ABSTRACT see Upload (MT ENGRNG 43 1993)
Saved in:
Main Author: | Yap, Roderick Y. |
---|---|
Format: | Theses and Dissertations NonPeerReviewed |
Published: |
1993
|
Subjects: | |
Online Access: | http://thesis.dlsud.edu.ph/3943/1/Programmable%20cyclic...%20-%20Roderick%20Yap.pdf http://thesis.dlsud.edu.ph/3943/2/MT%20ENGRNG%2043.pdf http://thesis.dlsud.edu.ph/3943/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | De La Salle University |
Similar Items
-
Programmable cyclic redundancy check encoder
by: Yap, Roderick
Published: (1993) -
VLSI implementation of Reed Solomon encoder and decoder chip
by: Lau, Luh Chyuan.
Published: (2008) -
CYCLIC CODES & THEIR ENCODING AND DECODING SCHEMES
by: YEO LI HUI
Published: (2021) -
VLSI implementation of a motion compensator chip for video decoding
by: Loh, Kian Meng.
Published: (2008) -
VLSI Implementation of a Cost-Efficient Loeffler-DCT Algorithm with Recursive CORDIC for DCT-Based Encoder
by: Chung, Rih-Lung, et al.
Published: (2021)