Stable backward reachability correction for PLL verification with consideration of environmental noise induced jitter
It is unknown to perform efficient PLL system-level verification with consideration of jitter induced by substrate or power-supply noise. With the consideration of nonlinear phase noise macromodel, this paper introduces a forward reachability analysis with stable backward correction for PLL syst...
Saved in:
Main Authors: | Song, Yang, Fu, Haipeng, Yu, Hao, Shi, Guoyong |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/101068 http://hdl.handle.net/10220/18282 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Underapproximating backward reachable sets by semialgebraic sets
by: Xue, Bai, et al.
Published: (2018) -
High speed, low jitter CMOS analog PLL for clock recovery application
by: Sudhaleswar Behera.
Published: (2008) -
The effective verification method for analog and digital PLL
by: Tang, Jinfei
Published: (2023) -
Reachability-based robustness verification and optimization of SRAM dynamic stability under process variations
by: Song, Yang, et al.
Published: (2014) -
Robust text-independent speaker verification in environmental noise
by: Panda, Ashish
Published: (2011)