Stable backward reachability correction for PLL verification with consideration of environmental noise induced jitter
It is unknown to perform efficient PLL system-level verification with consideration of jitter induced by substrate or power-supply noise. With the consideration of nonlinear phase noise macromodel, this paper introduces a forward reachability analysis with stable backward correction for PLL syst...
Saved in:
Main Authors: | Song, Yang, Fu, Haipeng, Yu, Hao, Shi, Guoyong |
---|---|
其他作者: | School of Electrical and Electronic Engineering |
格式: | Conference or Workshop Item |
語言: | English |
出版: |
2013
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/101068 http://hdl.handle.net/10220/18282 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
High speed, low jitter CMOS analog PLL for clock recovery application
由: Sudhaleswar Behera.
出版: (2008) -
The effective verification method for analog and digital PLL
由: Tang, Jinfei
出版: (2023) -
Underapproximating backward reachable sets by semialgebraic sets
由: Xue, Bai, et al.
出版: (2018) -
Reachability-based robustness verification and optimization of SRAM dynamic stability under process variations
由: Song, Yang, et al.
出版: (2014) -
Robust text-independent speaker verification in environmental noise
由: Panda, Ashish
出版: (2011)