A 57.9-to-68.3GHz 24.6mW frequency synthesizer with in-phase injection-coupled QVCO in 65nm CMOS
Under the influence of increasing demand for high-data-rate communication systems such as 60GHz band applications, the requirements of PLLs keep getting higher. In a mm-Wave direct-conversion transceiver, the quadrature LO signal generation is challenging. The conventional techniques to generate qua...
Saved in:
Main Authors: | Yi, Xiang, Boon, Chirn Chye, Liu, Hang, Lin, Jia Fu, Ong, Jian Cheng, Lim, Wei Meng |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/105598 http://hdl.handle.net/10220/16605 http://dx.doi.org/10.1109/ISSCC.2013.6487767 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A 93.4–104.8-GHz 57-mW fractional- N cascaded PLL with true in-phase injection-coupled QVCO in 65-nm CMOS technology
by: Yi, Xiang, et al.
Published: (2020) -
D-band surface-wave modulator and signal source with 40 dB extinction ratio and 3.7 mW output power in 65 nm CMOS
by: Liang, Yuan, et al.
Published: (2020) -
A 0.013-mm2 0.53-mW/Gb/s 32-Gb/s hybrid analog equalizer under 21-dB channel loss in 65-nm CMOS
by: Balachandran, Arya, et al.
Published: (2020) -
A W-band switch-less Dicke receiver for millimeter-wave imaging in 65nm CMOS
by: Feng, Guangyin, et al.
Published: (2018) -
A 53-to-73GHz power amplifier with 74.5mW/mm2 output power density by 2D differential power combining in 65nm CMOS
by: Fei, Wei, et al.
Published: (2013)