An Ultra-Dynamic Voltage Scalable (U-DVS) 10T SRAM with bit-interleaving capability

• المؤلفون الرئيسيون: Chen, Junchao, Chong, Kwen-Siong, Gwee, Bah Hwee, Chang, Joseph Sylvester
• مؤلفون آخرون: School of Electrical and Electronic Engineering
• التنسيق: Conference or Workshop Item
• اللغة: English
• منشور في: 2013
• الموضوعات: DRNTU::Engineering::Electrical and electronic engineering
• الوصول للمادة أونلاين: https://hdl.handle.net/10356/106455; http://hdl.handle.net/10220/17694; http://dx.doi.org/10.1109/ISCAS.2012.6271625

We propose a dynamic voltage scalable SRAM capable of efficient bit-interleaving in column to tolerate multiple-bits soft error when integrated with error correction codes (ECC). First, a 10T SRAM bitcell is proposed. It activates only intended bitcells so that stability problem of half-selected bit...