A fast and compact circuit for integer square root computation based on Mitchell logarithmic method
A novel non-iterative circuit for computing integer square root based on logarithm is proposed in the paper. Mitchell's methods are used for the logarithmic and antilogarithmic conversions. The proposed method merges two conversion stages into a single one to achieve better accuracy with a comp...
Saved in:
Main Authors: | Low, Joshua Yung Lih, Jong, Ching Chuen, Low, Jeremy Yung Shern, Tay, Thian Fatt, Chang, Chip Hong |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/106483 http://hdl.handle.net/10220/17744 http://dx.doi.org/10.1109/ISCAS.2012.6271459 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
An optimized Mitchell-based logarithmic conversion circuit
by: Yang, Yanjun
Published: (2022) -
A compact 16-bit dual-slope integrating circuit for direct analog-to-residue conversion
by: Tang, Howard, et al.
Published: (2013) -
Efficient architectures for computation of binary logarithm
by: Low, Joshua Yung Lih
Published: (2014) -
Efficient VLSI implementation of 2^n scaling of signed integer in RNS {2^n-1, 2^n, 2^n+1}
by: Tay, Thian Fatt, et al.
Published: (2015) -
A unified {2n−1, 2n, 2n+1} RNS scaler with dual scaling constants
by: Low, Jeremy Yung Shern, et al.
Published: (2013)