FPGA implementation of low-power real-time convolutional neural network inference
While artificial intelligence is applied in many areas of live, its computational intensity requires the presence of a large amount of computing resources. The data which are meant to be processed with those algorithms, however, are not generated in data centres or on desktop workstations. Instead,...
Saved in:
Main Author: | Gerlinghoff, Daniel |
---|---|
Other Authors: | Zheng Yuanjin |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/137750 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
AcceleNetor: FPGA-accelerated neural network implementation for side-channel analysis
by: Wang, Di
Published: (2023) -
FPGA implementation of low density parity-check (LDPC) coded recording channels
by: Seyed Mohammad Ehsan Hosseini
Published: (2010) -
Implementation of a convolutional neural network on FPGA
by: Xue, Can
Published: (2018) -
Channel modeling and FPGA implementation for magnetic recording
by: Tan, Jing Jie.
Published: (2009) -
Design and implementation of a digital system on FPGA
by: Sng, Yeong Kian.
Published: (2009)