Design of a rail-to-rail input-output analog buffer with high PSRR
This project presents the design of an analog buffer in 0.18µm CMOS technology. The buffer has the capability to source and sink 100mA load current, and to handle rail to rail input and output voltage swings. The design is implemented with the architecture of a folded cascode operational amplifie...
Saved in:
Main Author: | Liu, Ziming |
---|---|
Other Authors: | Siek Liter |
Format: | Final Year Project |
Language: | English |
Published: |
Nanyang Technological University
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/140275 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of a low-voltage input-output rail-to-rail CMOS buffer
by: Yang, Wenjie
Published: (2008) -
Design of a low-voltage input-output rail-to-rail CMOS buffer
by: Pua, Poo Toong.
Published: (2009) -
Design of a low-voltage input-output rail-to-rail CMOS buffer
by: Chai, Yanjie
Published: (2010) -
Rail-to-rail input and output micropower operational amplifier
by: Muhammad Irwandy Bin Kamarudin
Published: (2024) -
Design of a CMOS operational amplifier with constant input-transconductance and rail-to-rail input and output swing
by: Luo, Hao
Published: (2011)