Design and analysis of low-power 32-bit logarithmic barrel shifter
With development of electronic industry, power consumption has become a priority concern for electronic products, therefore lower power design draws increasingly more attention from researchers. And data shift is an important function unit of digital signal processors, which can be achieved by logar...
Saved in:
Main Author: | Liu, Yufeng |
---|---|
Other Authors: | Lau K T |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/140287 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
New hardware and power efficient sporadic logarithmic shifters for DSP applications
by: Chen, Jiajia, et al.
Published: (2019) -
32-bit low power-delay-product arithmetic-logic unit design
by: Ren, Jialu
Published: (2022) -
Low power 32-bit full adders in 65nm CMOS technology
by: Kumar, Praveen.
Published: (2014) -
32-bit low-delay arithmetic-logic unit
by: Mu, Yihao
Published: (2022) -
16-bit low power CMOS multiplier IC design
by: Hu, Hang
Published: (2020)