Reconfigurable digital compute-in-memory circuit designs for solving combinatorial optimization problems
The increase in CPU computing speed has become slow in recent years. The main way to improve computer performance is to increase the number of computer cores. For combinatorial optimization problems, the traditional Von Neumann-structured computer can meet the requirements when the number of samples...
Saved in:
主要作者: | Lyu,Shicheng |
---|---|
其他作者: | Kim Bongjin |
格式: | Thesis-Master by Coursework |
語言: | English |
出版: |
Nanyang Technological University
2020
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/140694 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
A scalable CMOS Ising computer featuring sparse and reconfigurable spin interconnects for solving combinatorial optimization problems
由: Su, Yuqi, et al.
出版: (2022) -
Low power CMOS memory circuit design
由: Foo, Chee Heng
出版: (2020) -
Power- and area-efficient analog-to-digital conversion for in-memory computing
由: Hans, Michael
出版: (2023) -
Solving combinatorial optimization problems by soft computing
由: Li, Sa.
出版: (2008) -
Design and implementation of asynchronous low power sub-threshold memory circuit
由: Khor, Boon Pin.
出版: (2009)