Reconfigurable digital compute-in-memory circuit designs for solving combinatorial optimization problems
The increase in CPU computing speed has become slow in recent years. The main way to improve computer performance is to increase the number of computer cores. For combinatorial optimization problems, the traditional Von Neumann-structured computer can meet the requirements when the number of samples...
Saved in:
Main Author: | Lyu,Shicheng |
---|---|
Other Authors: | Kim Bongjin |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/140694 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A scalable CMOS Ising computer featuring sparse and reconfigurable spin interconnects for solving combinatorial optimization problems
by: Su, Yuqi, et al.
Published: (2022) -
Low power CMOS memory circuit design
by: Foo, Chee Heng
Published: (2020) -
Power- and area-efficient analog-to-digital conversion for in-memory computing
by: Hans, Michael
Published: (2023) -
Solving combinatorial optimization problems by soft computing
by: Li, Sa.
Published: (2008) -
Design and implementation of asynchronous low power sub-threshold memory circuit
by: Khor, Boon Pin.
Published: (2009)