Indicating asynchronous array multipliers

Indicating asynchronous array multipliers

Multiplication is an important arithmetic operation that is frequently encountered in microprocessing and digital signal processing applications, and multiplication is physically realized using a multiplier. This paper discusses the physical implementation of many indicating asynchronous array multi...

Saved in:

書目詳細資料
Main Authors:	Balasubramanian, Padmanabhan, Maskell, Douglas Leslie
其他作者:	School of Computer Science and Engineering
格式:	Article
語言:	English
出版:	2020
主題:	Engineering::Computer science and engineering Arithmetic Circuits Asynchronous Circuits
在線閱讀:	https://naun.org/cms.action?id=19907 https://hdl.handle.net/10356/142374
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!

相似書籍

Monotonic asynchronous two-bit full adder
由: Padmanabhan, Balasubramanian, et al.
出版: (2024)

Approximate array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2021)

Speed, power and area optimized monotonic asynchronous array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2024)

Early output quasi-delay-insensitive array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2019)

A monotonic asynchronous full adder
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

A monotonic early output asynchronous full adder
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

Low power robust early output asynchronous block carry lookahead adder with redundant carry logic
由: Balasubramanian, Padmanabhan, et al.
出版: (2018)

High-speed and energy-efficient asynchronous carry look-ahead adder
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

Digital image blending using inaccurate addition
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

Speed, energy and area optimized early output quasi-delay-insensitive array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

Security analysis of asynchronous-logic QDI cell approach for differential power analysis attack
由: Ho, Weng-Geng, et al.
出版: (2017)

A fault-tolerant design strategy utilizing approximate computing
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

Design of asynchronous dynamic pipelined floating point arithmetic circuits
由: Benjawan Trabenpreuk
出版: (2006)

Design of asynchronous dynamic pipelined floating point arithmetic circuits
由: Benjawan Trabenpreuk
出版: (2004)

Gate-level static approximate adders : a comparative analysis
由: Balasubramanian, Padmanabhan, et al.
出版: (2021)

Hardware efficient approximate adder design
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

Quasi-delay-insensitive implementation of approximate addition
由: Balasubramanian, Padmanabhan, et al.
出版: (2021)

High Performance Low Overhead Template-based Cell-Interleave Pipeline (TCIP) for Asynchronous-Logic QDI Circuits
由: Ho, Weng-Geng, et al.
出版: (2016)

A system health indicator for the distributed minority and majority voting based redundancy scheme
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

Digital image blending by inexact multiplication
由: Balasubramanian, Padmanabhan, et al.
出版: (2022)

FAC: a fault-tolerant design approach based on approximate computing
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

Dual-hiding side-channel-attack resistant FPGA-based asynchronous-logic AES : design, countermeasures and evaluation
由: Chong, Kwen-Siong, et al.
出版: (2021)

Analysis of redundancy techniques for electronics design—case study of digital image processing
由: Balasubramanian, Padmanabhan
出版: (2023)

Approximate early output asynchronous adders based on dual-rail data encoding and 4-phase return-to-zero and return-to-one handshaking
由: Balasubramanian, Padmanabhan
出版: (2020)

Design of a low-power asynchronous multiplier
由: Lim, Khoon Aun.
出版: (2008)

การออกแบบวงจรตอบรับที่ไร้อุปกรณ์ชนิดซี สำหรับวงจรเชิงผสมแบบอสมวาร ที่ไม่ไวต่อความหน่วงชนิดปรับมาตราส่วนได้
由: รัชดา นุตจรัส
出版: (1999)

Speed and energy optimized quasi-delay-insensitive block carry lookahead adder
由: Mastorakis, N. E., et al.
出版: (2019)

High-speed and energy-efficient carry look-ahead adder
由: Balasubramanian, Padmanabhan, et al.
出版: (2022)

Approximator : a software tool for automatic generation of approximate arithmetic circuits
由: Balasubramanian, Padmanabhan, et al.
出版: (2022)

Factorized carry lookahead adders
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

Area, power and speed optimized early output majority voter for asynchronous TMR implementation
由: Balasubramanian, Padmanabhan, et al.
出版: (2021)

Asynchronous early output majority voter and a relative-timed asynchronous TMR implementation
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

Energy-delay efficient asynchronous-logic 16×16-bit pipelined multiplier based on Sense Amplifier-Based Pass Transistor Logic
由: Ho, Weng-Geng, et al.
出版: (2013)

Area/latency optimized early output asynchronous full adders and relative-timed ripple carry adders
由: Balasubramanian, Parvathavarthini, et al.
出版: (2018)

Gate-level hardware priority resolvers for embedded systems
由: Balasubramanian, Padmanabhan, et al.
出版: (2024)

RESAC: a redundancy strategy involving approximate computing for error-tolerant applications
由: Balasubramanian, Padmanabhan, et al.
出版: (2024)

CMOS capacitor multiplier
由: Mirea Iulian.
出版: (2009)

High speed CMOS multiplier design
由: Tay, Wen Kai
出版: (2022)

การสร้างแบบจำลองด้วยโพรเมลาเพื่อทวนสอบซิกแนลแทรนซิชันกราฟในการสร้างวงจรอสมวาร
由: คณุตม์ บุญเรืองขาว
出版: (2017)

Modeling speech acts in asynchronous conversations : a neural-CRF approach
由: Shafiq Joty, et al.
出版: (2019)