Factorized carry lookahead adders

Factorized carry lookahead adders

New factorized carry lookahead adders corresponding to the regular carry lookahead adder (RCLA) architecture viz. the factorized regular carry lookahead adder (FRCLA), and the block carry lookahead adder (BCLA) architecture viz. the factorized block carry lookahead adder (FBCLA) are presented. The i...

Saved in:

書目詳細資料
Main Authors:	Balasubramanian, Padmanabhan, Maskell, Douglas Leslie
其他作者:	School of Computer Science and Engineering
格式:	Conference or Workshop Item
語言:	English
出版:	2020
主題:	Engineering::Computer science and engineering::Hardware Engineering::Electrical and electronic engineering::Integrated circuits Adders Carry Logic
在線閱讀:	https://hdl.handle.net/10356/144049
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!

相似書籍

Speed and energy optimized quasi-delay-insensitive block carry lookahead adder
由: Mastorakis, N. E., et al.
出版: (2019)

A higher radix architecture for quantum carry-lookahead adder
由: Wang, Siyi, et al.
出版: (2024)

High-speed and energy-efficient carry look-ahead adder
由: Balasubramanian, Padmanabhan, et al.
出版: (2022)

Approximate adder with reduced error
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

Low power robust early output asynchronous block carry lookahead adder with redundant carry logic
由: Balasubramanian, Padmanabhan, et al.
出版: (2018)

Hardware optimized and error reduced approximate adder
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

A monotonic early output asynchronous full adder
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

A monotonic asynchronous full adder
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

High-speed and energy-efficient asynchronous carry look-ahead adder
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

Gate-level static approximate adders : a comparative analysis
由: Balasubramanian, Padmanabhan, et al.
出版: (2021)

Hardware efficient approximate adder design
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

An approximate adder with a near-normal error distribution : design, error analysis and practical application
由: Balasubramanian, Padmanabhan, et al.
出版: (2021)

16-bit carry select adder
由: Piscasio, Abigail, et al.
出版: (2009)

Area/latency optimized early output asynchronous full adders and relative-timed ripple carry adders
由: Balasubramanian, Parvathavarthini, et al.
出版: (2018)

Monotonic asynchronous two-bit full adder
由: Padmanabhan, Balasubramanian, et al.
出版: (2024)

FAC: a fault-tolerant design approach based on approximate computing
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

Approximate array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2021)

A system health indicator for the distributed minority and majority voting based redundancy scheme
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

Design and analysis of low-power and high-speed Manchester carry-bypass adders
由: Fu, Yunyun
出版: (2019)

A fault-tolerant design strategy utilizing approximate computing
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

A power-delay efficient hybrid carry-lookahead/carry-select based redundant binary to two’s complement converter
由: He, Yajuan, et al.
出版: (2010)

Digital image blending by inexact multiplication
由: Balasubramanian, Padmanabhan, et al.
出版: (2022)

Design and comparison of adder topologies for high performance computing
由: Gong, Wenkang
出版: (2025)

Adder and multiplier design for computing-in-memory architecture based on ReRAM
由: Zheng, Buyun
出版: (2023)

Low power design for approximate adders
由: Liu, Ling Li
出版: (2020)

Speed, energy and area optimized early output quasi-delay-insensitive array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

Low power high performance CMOS adder design
由: Wen, Han
出版: (2019)

Quaternary quantum/reversible half-adder, full-adder, parallel adder and parallel adder/subtractor circuits
由: Monfared, Asma Taheri, et al.
出版: (2021)

Indicating asynchronous array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

Optimization of structural adders in fixed coefficient transposed direct form FIR filters
由: Faust, Mathias, et al.
出版: (2009)

A full-custom IC design flow high speed design using 16-bit full adder
由: Teo, Kok Xuan.
出版: (2012)

Speed, power and area optimized monotonic asynchronous array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2024)

Gate-level hardware priority resolvers for embedded systems
由: Balasubramanian, Padmanabhan, et al.
出版: (2024)

Investigation on the power consumption of ripple-carry adders
由: Ong, Zaiquan.
出版: (2012)

Assessing the effectiveness of project ADDER in the United Kingdom at reducing crime rate
由: Cheong, Chloe Xue Min, et al.
出版: (2024)

RESAC: a redundancy strategy involving approximate computing for error-tolerant applications
由: Balasubramanian, Padmanabhan, et al.
出版: (2024)

Load-carrying capacity of ultra-thin shells with and without CNTs reinforcement
由: Nguyen, Tan N., et al.
出版: (2023)

Quasi delay insensitive majority voters for triple modular redundancy applications
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

Design and development of motor controller for NV-8, Shell Eco marathon eco-car
由: Ahmad Ibrahim Mohammad Taha
出版: (2016)

Coordinated perimeter control of urban road network based on traffic carrying capacity model
由: Gao, Yuhong, et al.
出版: (2023)