A low power pre-setting based sub-radix-2 approximation for multi-bit/cycle SAR ADCs
A pre-setting based sub-radix-2 approximation technique for multi-bit/cycle successive-approximation-register (SAR) analog to digital converters (ADCs) is proposed in this paper. The proposed approximation technique enhances the conversion speed and relieves the power hungry reference voltage buffer...
Saved in:
Main Authors: | Qiu, Lei, Wang, Keping, Yang, Chuanshi, Zheng, Yuanjin |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2021
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/145691 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A high-speed 2-bit/cycle SAR ADC with time-domain quantization
by: Qiu, Lei, et al.
Published: (2020) -
A 4.06 mW 10-bit 150 MS/s SAR ADC with 1.5-bit/cycle operation for medical imaging applications
by: Sunny, Sharma, et al.
Published: (2019) -
8 bit asynchronous SAR ADC
by: Mahesha, Ballaki Aditya
Published: (2024) -
8-bit CMOS asynchronous dynamic reference ADC
by: Ng, Xiang Yang
Published: (2024) -
A 10-bit 300 kS/s reference-voltage regulator free SAR ADC for wireless-powered implantable medical devices
by: Yang, Yongkui, et al.
Published: (2018)