An approximate adder with a near-normal error distribution : design, error analysis and practical application
This article presents a novel approximate adder that is design-optimized and has optimized error metrics. Optimization in design translates into optimization of the design parameters such as delay, power, and area/resources, and optimization of the error metrics points to the usefulness of the propo...
Saved in:
Main Authors: | Balasubramanian, Padmanabhan, Nayar, Raunaq, Maskell, Douglas L., Mastorakis, Nikos E. |
---|---|
Other Authors: | School of Computer Science and Engineering |
Format: | Article |
Language: | English |
Published: |
2021
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/145866 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Hardware optimized and error reduced approximate adder
by: Balasubramanian, Padmanabhan, et al.
Published: (2020) -
Approximate adder with reduced error
by: Balasubramanian, Padmanabhan, et al.
Published: (2020) -
Gate-level static approximate adders : a comparative analysis
by: Balasubramanian, Padmanabhan, et al.
Published: (2021) -
Hardware efficient approximate adder design
by: Balasubramanian, Padmanabhan, et al.
Published: (2020) -
Factorized carry lookahead adders
by: Balasubramanian, Padmanabhan, et al.
Published: (2020)