A highly efficient power model for Correlation Power Analysis (CPA) of pipelined Advanced Encryption Standard (AES)
We evaluate the vulnerability of a pipelined Advanced Encryption Standard (AES) against Correlation Power Analysis (CPA) Side-Channel Attack (SCA). We identify that the registers in pipelined AES are most vulnerable against CPA SCA and propose a new power model targeting the switching activities of...
Saved in:
Main Authors: | Ng, Jun-Sheng, Chen, Juncheng, Kyaw, Nay Aung, Lwin, Ne Kyaw Zwa, Ho, Weng-Geng, Chong, Kwen-Siong, Gwee, Bah-Hwee |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2021
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/146374 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Dual-hiding side-channel-attack resistant FPGA-based asynchronous-logic AES : design, countermeasures and evaluation
by: Chong, Kwen-Siong, et al.
Published: (2021) -
Success rate model for fully AES-128 in correlation power analysis
by: Pammu, Ali Akbar, et al.
Published: (2017) -
Circuit and system design for optimal lightweight AES encryption on FPGA
by: Wong, Ming Ming, et al.
Published: (2018) -
An Efficient Implementation of Advanced Encryption Standard on the Coarse-grained Reconfigurable Architecture
by: Hung K. Nguyen, et al.
Published: (2017) -
High Secured Low Power Multiplexer-LUT Based AES S-Box Implementation
by: Pammu, Ali Akbar, et al.
Published: (2016)