Reduced worst-case communication latency using single-cycle multi-hop traversal network-on-chip
The communication latency in traditional Network-on-Chip (NoC) with hop-by-hop traversal is inherently restricted by the distance between source-destination communicating pairs. SMART, as one of the dynamically reconfigurable NoC architectures, enables the new feature of single-cycle long-distance c...
Saved in:
Main Authors: | Chen, Peng, Liu, Weichen, Chen, Hui, Li, Shiqing, Li, Mengquan, Yang, Lei, Guan, Nan |
---|---|
其他作者: | School of Computer Science and Engineering |
格式: | Article |
語言: | English |
出版: |
2021
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/151848 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Low-latency sliding-window aggregation in worst-case constant time
由: Kanat Tangwongsan, et al.
出版: (2018) -
Leaking your engine speed by spectrum analysis of real-time scheduling sequences
由: Liu, Songran, et al.
出版: (2020) -
Routing in optical network-on-chip : minimizing contention with guaranteed thermal reliability
由: Li, Mengquan, et al.
出版: (2020) -
Self-adaptive graph traversal on GPUs
由: SHA, Mo, et al.
出版: (2021) -
Relationship between guaranteed rate server and latency rate server
由: Jiang, Y.
出版: (2014)