A 14-b, 850fs fully synthesizable stochastic-based branching time-to-digital converter in 65nm CMOS
As technology advances, digital circuits are reaping the benefits more than its analog counterpart. Time-to-Digital converters (TDC) are aiding the transition of some traditionally analog circuits into the digital domain. In this paper, a 14-bits fully synthesizable stochastic-based branching TDC is...
Saved in:
Main Authors: | Teh, Jian Sen, Siek, Liter, Alonso, Abdel Martinez, Firdauzi, Anugerah, Matsuzawa, Akira |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2021
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/152114 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A 0.6 V, 1.74 ps resolution capacitively boosted time-to-digital converter in 180 nm CMOS
by: Palaniappan, Arjun Ramaswami, et al.
Published: (2021) -
A 9-bit, 1.08ps resolution two-step time-to-digital converter in 65 nm CMOS for time-mode ADC
by: Kong, Junjie, et al.
Published: (2021) -
A 12-bit branching time-to-digital converter with power saving features and digital based resolution tuning for PVT variations
by: Teh, Jian Sen, et al.
Published: (2021) -
Fully-Synthesizable Current-Input ADCs for Ultra-Low Area and Minimal Design Effort
by: ORAZIO AIELLO, et al.
Published: (2021) -
Branching Brownian Motions
by: SHEN JINGYUN
Published: (2013)