A 14-b, 850fs fully synthesizable stochastic-based branching time-to-digital converter in 65nm CMOS
As technology advances, digital circuits are reaping the benefits more than its analog counterpart. Time-to-Digital converters (TDC) are aiding the transition of some traditionally analog circuits into the digital domain. In this paper, a 14-bits fully synthesizable stochastic-based branching TDC is...
Saved in:
Main Authors: | Teh, Jian Sen, Siek, Liter, Alonso, Abdel Martinez, Firdauzi, Anugerah, Matsuzawa, Akira |
---|---|
其他作者: | School of Electrical and Electronic Engineering |
格式: | Conference or Workshop Item |
語言: | English |
出版: |
2021
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/152114 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
A 0.6 V, 1.74 ps resolution capacitively boosted time-to-digital converter in 180 nm CMOS
由: Palaniappan, Arjun Ramaswami, et al.
出版: (2021) -
A 9-bit, 1.08ps resolution two-step time-to-digital converter in 65 nm CMOS for time-mode ADC
由: Kong, Junjie, et al.
出版: (2021) -
A 12-bit branching time-to-digital converter with power saving features and digital based resolution tuning for PVT variations
由: Teh, Jian Sen, et al.
出版: (2021) -
Fully-Synthesizable Current-Input ADCs for Ultra-Low Area and Minimal Design Effort
由: ORAZIO AIELLO, et al.
出版: (2021) -
Branching Brownian Motions
由: SHEN JINGYUN
出版: (2013)