Gate-level static approximate adders : a comparative analysis
Approximate or inaccurate addition is found to be viable for practical applications which have an inherent error tolerance. Approximate addition is realized using an approximate adder, and many approximate adder designs have been put forward in the literature targeting an acceptable trade-off betwee...
Saved in:
Main Authors: | Balasubramanian, Padmanabhan, Nayar, Raunaq, Maskell, Douglas Leslie |
---|---|
Other Authors: | School of Computer Science and Engineering |
Format: | Article |
Language: | English |
Published: |
2021
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/153402 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Hardware optimized and error reduced approximate adder
by: Balasubramanian, Padmanabhan, et al.
Published: (2020) -
Monotonic asynchronous two-bit full adder
by: Padmanabhan, Balasubramanian, et al.
Published: (2024) -
Digital image blending by inexact multiplication
by: Balasubramanian, Padmanabhan, et al.
Published: (2022) -
Approximate array multipliers
by: Balasubramanian, Padmanabhan, et al.
Published: (2021) -
An approximate adder with a near-normal error distribution : design, error analysis and practical application
by: Balasubramanian, Padmanabhan, et al.
Published: (2021)