Analysis of energy consumption bounds in CMOS current-steering digital-to-analog converters
In this paper, an attempt to estimate energy consumption bounds versus signal-to-noise ratio (SNR) and spurious-free dynamic range (SFDR) in CMOS current-steering digital-to-analog converters is presented. A theoretical analysis is derived, including the design corners for noise, speed and linearity...
Saved in:
Main Authors: | Chacón, Oscar Morales, Wikner, J. Jacob, Svensson, Christer, Siek, Liter, Alvandpour, Atila |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2022
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/162707 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A 10-bit 3.75-GS/s binary-weighted DAC with 58.6-pJ energy consumption in 65-nm CMOS
by: Chacón, Oscar Morales, et al.
Published: (2021) -
Analog CMOS integrated circuit design
by: LUO ZHENYING
Published: (2010) -
Design of CMOS based incremental sigma-delta analog-to-digital converter
by: Gorospe, Rey Andrew P., et al.
Published: (2010) -
An unclocked analog-to-digital converter
by: Siek, Liter, et al.
Published: (2021) -
DESIGN OF LOW-POWER LOW-VOLTAGE SUCCESSIVE-APPROXIMATION ANALOG-TO-DIGITAL CONVERTERS
by: LI YONG FU
Published: (2015)