Implementation of industry-standard functional coverage in UVM testbench for SoC level verification

As ICs(Integrated Circuits)process technologies and SoC (system-on-chip) design techniques continue to advance, IC chip designs continue to grow in size and complexity. Verification IP automates the generation of test stimulus, data comparison and coverage statistics, and its verification components...

Full description

Saved in:
Bibliographic Details
Main Author: Zhang, Shaoyan
Other Authors: Lin Zhiping
Format: Thesis-Master by Coursework
Language:English
Published: Nanyang Technological University 2023
Subjects:
Online Access:https://hdl.handle.net/10356/166397
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
Be the first to leave a comment!
You must be logged in first