Design and simulation of ternary logic gates using emerging electronic devices
As information technology advances, the need to process an enormous amount of data has arisen. Thus, more advanced chips are being developed by shrinking transistor feature sizes to cope with the heavy-duty of data handling. However, traditional binary logic has gradually become insufficient, as it...
Saved in:
Main Author: | Chang, Chieh |
---|---|
Other Authors: | Tay Beng Kang |
Format: | Final Year Project |
Language: | English |
Published: |
Nanyang Technological University
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/167506 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design and simulation of CMOS-based ternary logic arithmetic circuits
by: Gao, Shuo
Published: (2023) -
Device implementation and arithmetic circuit design of ternary logic
by: Zhao, Guangchao
Published: (2024) -
Two dimensional materials-based multi gated devices and simulation
by: An, Yicheng
Published: (2022) -
Design and simulation of CMOS-based ternary logic arithmetic circuits using TSMC 40nm technology
by: Vivekanantham, Rithikha
Published: (2024) -
Complementary logic gate arrays based on carbon nanotube network transistors
by: Gao, Pingqi, et al.
Published: (2014)