Design and simulation of CMOS-based ternary logic arithmetic circuits
With the progression of information technology, there has been a burgeoning demand for processing voluminous quantities of data. In the contemporary era of information and data, the traditional binary logic system has become increasingly insufficient in coping with the vast quantities of data genera...
Saved in:
Main Author: | Gao, Shuo |
---|---|
Other Authors: | Tay Beng Kang |
Format: | Final Year Project |
Language: | English |
Published: |
Nanyang Technological University
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/168004 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
High performance fast feedthrough CMOS logic circuits
by: Qu, Yang.
Published: (2009) -
32-bit low-delay arithmetic-logic unit
by: Mu, Yihao
Published: (2022) -
Device implementation and arithmetic circuit design of ternary logic
by: Zhao, Guangchao
Published: (2024) -
Design and simulation of CMOS-based ternary logic arithmetic circuits using TSMC 40nm technology
by: Vivekanantham, Rithikha
Published: (2024) -
CMOS differential logic circuits for low power and high-speed applications
by: They, Kian Seng
Published: (2008)