Speed, power and area optimized monotonic asynchronous array multipliers

Speed, power and area optimized monotonic asynchronous array multipliers

Multiplication is a fundamental arithmetic operation in electronic processing units such as microprocessors and digital signal processors as it plays an important role in various computational tasks and applications. There exist many designs of synchronous multipliers in the literature. However, in...

Saved in:

書目詳細資料
Main Authors:	Balasubramanian, Padmanabhan, Mastorakis, Nikos E.
其他作者:	School of Computer Science and Engineering
格式:	Article
語言:	English
出版:	2024
主題:	Engineering::Electrical and electronic engineering::Integrated circuits Engineering::Electrical and electronic engineering::Electronic circuits Engineering::Computer science and engineering::Hardware Digital Circuits Asynchronous Design Arithmetic Circuits High-Speed Low Power Design CMOS
在線閱讀:	https://hdl.handle.net/10356/173005
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!
機構:	Nanyang Technological University
語言:	English

相似書籍

A monotonic asynchronous full adder
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

Indicating asynchronous array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

Monotonic asynchronous two-bit full adder
由: Padmanabhan, Balasubramanian, et al.
出版: (2024)

A monotonic early output asynchronous full adder
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

High-speed and energy-efficient asynchronous carry look-ahead adder
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

High-speed and energy-efficient carry look-ahead adder
由: Balasubramanian, Padmanabhan, et al.
出版: (2022)

Approximate array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2021)

Low power robust early output asynchronous block carry lookahead adder with redundant carry logic
由: Balasubramanian, Padmanabhan, et al.
出版: (2018)

Early output quasi-delay-insensitive array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2019)

Digital image blending by inexact multiplication
由: Balasubramanian, Padmanabhan, et al.
出版: (2022)

Speed, energy and area optimized early output quasi-delay-insensitive array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

Analysis of redundancy techniques for electronics design—case study of digital image processing
由: Balasubramanian, Padmanabhan
出版: (2023)

Area, power and speed optimized early output majority voter for asynchronous TMR implementation
由: Balasubramanian, Padmanabhan, et al.
出版: (2021)

Design of a low-power asynchronous multiplier
由: Lim, Khoon Aun.
出版: (2008)

16 bits high speed CMOS multiplier IC design
由: Wut Yee Win Thoung
出版: (2021)

High speed multiplier IC design based on booth algorithm
由: Chang, Shuming
出版: (2023)

High speed CMOS multiplier design
由: Tay, Wen Kai
出版: (2022)

Quasi-delay-insensitive implementation of approximate addition
由: Balasubramanian, Padmanabhan, et al.
出版: (2021)

16-bit high speed multiplier design
由: Yeo, Melvin Shung Shii
出版: (2014)

Error-tolerant multiplier for high speed application
由: Khaing, Yin Kyaw
出版: (2011)

New architectures of multiplier and inner-product processor for high-speed on-chip serial-link bus
由: Meher, Manas Ranjan.
出版: (2013)

16-bit high speed CMOS multiplier IC design
由: He, Pengfei
出版: (2021)

Gate-level static approximate adders : a comparative analysis
由: Balasubramanian, Padmanabhan, et al.
出版: (2021)

High-speed and low-power serial accumulator for serial/parallel multiplier
由: Meher, Manas Ranjan, et al.
出版: (2010)

Asynchronous pipelined macrocell design for high speed digital applications
由: Sin, Tze Yee.
出版: (2008)

Energy-delay efficient asynchronous-logic 16×16-bit pipelined multiplier based on Sense Amplifier-Based Pass Transistor Logic
由: Ho, Weng-Geng, et al.
出版: (2013)

FAC: a fault-tolerant design approach based on approximate computing
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

Universal asynchronous receiver/transmitter (UART) design for acoustic signal processor (ASP) based on globally asynchronous locally synchronous (GALS) logic
由: Lim, Melvin Yuan Jie.
出版: (2009)

A fault-tolerant design strategy utilizing approximate computing
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

8-bit asynchronous dynamic reference analog-to-digital converter design
由: Adhika, Joseph Taruna
出版: (2020)

Design and analysis of D-Band on-chip modulator and signal source based on split-ring resonator
由: Liang, Yuan, et al.
出版: (2020)

Asynchronous circuit compiler design
由: Tan, Lik Sin.
出版: (2010)

Design of the low-voltage CMOS analog multiplier
由: Sun, Guoliang.
出版: (2008)

Synthesis and testing of asynchronous circuits - micropipeline
由: Khaing, Kathy.
出版: (2008)

Design of a low-voltage CMOS analogue multiplier
由: Leow, Hee Boon.
出版: (2008)

Design of low-power and low-voltage VLSI multipliers
由: Ong, Geok Ling.
出版: (2008)

Design of 4x4 multipliers with VHDL language
由: Troung, Thai Quang.
出版: (2008)

16-bit low-power CMOS multiplier IC design
由: Zhang, Jingyao
出版: (2021)

Low power-delay-product (PDP) CMOS multiplier design
由: Leng, Xiaoxiang
出版: (2021)

Design a 16-bit low power delay multiplier
由: Lun, Yinghui
出版: (2021)