The validation of high-performance QDI asynchronous pipeline circuit
This dissertation pertains to the study of a comprehensive validation of the asynchronous (async) pipeline, utilizing a range of structures including multipliers and Finite Impulse Response (FIR) filters. The aim was to rigorously assess the async pipeline’s function, performance and efficiency. Our...
Saved in:
Main Author: | Zha, Hong |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2024
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/173987 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
High Performance Low Overhead Template-based Cell-Interleave Pipeline (TCIP) for Asynchronous-Logic QDI Circuits
by: Ho, Weng-Geng, et al.
Published: (2016) -
Asynchronous QDI library cell layout development and characterization
by: Hutapea, Samuel Frederick
Published: (2017) -
Asynchronous QDI library cell layout development and characterization
by: Choy, Joel Guo Wen
Published: (2015) -
Security analysis of asynchronous-logic QDI cell approach for differential power analysis attack
by: Ho, Weng-Geng, et al.
Published: (2017) -
Asynchronous-logic QDI quad-rail sense-amplifier half-buffer approach for NoC router design
by: Ho, Weng-Geng, et al.
Published: (2019)