Design of a 800-MHZ PLL in 28NM CMOS technology
This dissertation proposes a type–two analog PLL based on charge pump with division ratio of 20 and output frequency of up to 0.8GHz, which has been validated in 28nm CMOS technology system. The input signal is passed through a classic type–four phase and frequency detector, and then the current cha...
Saved in:
Main Author: | Tao, Weiran |
---|---|
Other Authors: | Goh Wang Ling |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2024
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/175977 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Rail-to-Rail Input and Output Op Amp Using Local Charge Pump
by: Ng, Rui Qi
Published: (2016) -
A 93.4–104.8-GHz 57-mW fractional- N cascaded PLL with true in-phase injection-coupled QVCO in 65-nm CMOS technology
by: Yi, Xiang, et al.
Published: (2020) -
A self-tuned thermal compensation system for reducing Process Variation influence in side-channel attack resistant dual-rail logic
by: He, Wei, et al.
Published: (2016) -
Vibration analysis of the third rail structure of a mass rapid transit system with structural defects
by: Paudel, Milan, et al.
Published: (2022) -
Design and implementation of Asynchronous SRAM
by: CHENG XIANG
Published: (2010)