Design of a differential 8-bit asynchronous SAR ADC for in-memory-computing
In-memory-computing is a possible alternative for conventional von Neumann architecture for its energy-efficient feature. ADC is a necessary peripheral block to convert the MAC result from the memory array to the digital signal. Among many types of ADCs, SAR ADC IS widely used in in-memory-computing...
Saved in:
Main Author: | Li, Jiayi |
---|---|
Other Authors: | Kim Tae Hyoung |
Format: | Final Year Project |
Language: | English |
Published: |
Nanyang Technological University
2024
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/176813 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
8 bit asynchronous SAR ADC
by: Mahesha, Ballaki Aditya
Published: (2024) -
8-bit CMOS asynchronous dynamic reference ADC
by: Ng, Xiang Yang
Published: (2024) -
Design of SLM for 3D imaging and display
by: Toh, Javier Jia Wei
Published: (2024) -
High-speed flash adc design
by: GU JUN
Published: (2010) -
Exploration and design of SAR/SS ADC for in-memory computation
by: Liu, Fengge
Published: (2024)