Integrating and simulating NVDLA with a RISC-V core in RTL
This project focuses on integrating and simulating the NVIDIA Deep Learning Accelerator (NVDLA) with a RISC-V based microcontroller, PULPissimo, to create a reliable deep learning and neural network system. This report will also serve as a comprehensive guide for users looking to implement NVDLA...
Saved in:
Main Author: | Lim, Nicholas Jan Tuck |
---|---|
Other Authors: | Mohamed M. Sabry Aly |
Format: | Final Year Project |
Language: | English |
Published: |
Nanyang Technological University
2024
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/180991 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Radiation hardened RISC-V processor
by: Gu, Haoteng
Published: (2022) -
Implementation and performance evaluation of NVDLA based deep learning accelerator hardware
by: Song, Tin Chen
Published: (2021) -
RISC-V processor FPGA implementation
by: Tey, Jing Kai
Published: (2024) -
MRAM integration with L2 memory for a near threshold RISC-V core : implementing a low power IoT node for AI applications
by: Shantanu, Raoke
Published: (2022) -
Educational simulator for analysing pipelined RISC architecture
by: Lim, Di Xiang
Published: (2019)