Low-power techniques for CMOS SRAM design
This project attempts on exploring some low-power circuit techniques for CMOS SRAM design. The interests of this work are focused on the power reduction of the memory cell array, current-mode sensing circuit and FIFO memory.
Saved in:
Main Author: | Wang, Hai Bo |
---|---|
Other Authors: | Liu, Po Ching |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2009
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/19581 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Low power design for SRAM
by: Chen, Jiahuan
Published: (2019) -
Low-power and robust SRAM design
by: Chen, Junchao.
Published: (2013) -
Design of low-voltage low-power nano-scale SRAMs
by: Do, Anh Tuan
Published: (2011) -
Design and performance evaluation of a low-power data-line SRAM sense amplifier
by: Fu, Haitao, et al.
Published: (2010) -
Sub-threshold SRAM cell design for ultra low-power applications
by: Lei, Gang.
Published: (2011)