High performance multiply-accumulate unit for residue number system DSP core
High speed computing continues to inspire the researchers, especially in the more demanding areas like digital signal processing and multimedia applications. In this regard multiplier designs and multiplier-accumulator units (MAC) have long been a topic of interest to the digital community due to th...
Saved in:
Main Author: | Pretthy, A. P. |
---|---|
Other Authors: | Radhakrishnan, Damu |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/2622 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Efficient polynomial evaluation algorithm and implementation on FPGA
by: Xu, Simin
Published: (2013) -
Intelligent high level synthesis for customization on reconfigurable platforms
by: Sharad Sinha
Published: (2014) -
Approximate array multipliers
by: Balasubramanian, Padmanabhan, et al.
Published: (2021) -
Indicating asynchronous array multipliers
by: Balasubramanian, Padmanabhan, et al.
Published: (2020) -
Number theory based signal conversion and processing techniques
by: Vun, Chan Hua.
Published: (2012)