Resolving p-type transistor drain saturation current (IDsat) off-target issue for 0.3um logic device

Transistor optimization is required for good device performance especially on those devices with off-center electrical se (ET) specifications. In this thesis, the author explores various possible options to bring a particular 0.3?m device Logic Dual gate oxide PMOS transistor IDsat to electrical tes...

全面介紹

Saved in:
書目詳細資料
主要作者: Tan, Ai Kiam
其他作者: Zhang, Dao Hua
格式: Theses and Dissertations
出版: 2008
主題:
在線閱讀:http://hdl.handle.net/10356/3325
標簽: 添加標簽
沒有標簽, 成為第一個標記此記錄!
機構: Nanyang Technological University