Power optimization in data path allocation for high-level synthesis
This thesis addresses the problem of minimizing power consumption in the high-level synthesis of data-dominated CMOS circuits.
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Theses and Dissertations |
| Published: |
2008
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/4049 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Nanyang Technological University |