Power optimization in data path allocation for high-level synthesis
This thesis addresses the problem of minimizing power consumption in the high-level synthesis of data-dominated CMOS circuits.
Saved in:
| 主要作者: | |
|---|---|
| 其他作者: | |
| 格式: | Theses and Dissertations |
| 出版: |
2008
|
| 主題: | |
| 在線閱讀: | http://hdl.handle.net/10356/4049 |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|