Empirical design of PID gain scheduler for the control of a nonlinear lag dominant process

Empirical design of PID gain scheduler for the control of a nonlinear lag dominant process

The objective of the project is four-fold. Firstly, we studied the extent by which the "PID Gain Scheduler" is able to improve the performance of a "Fixed PID" controller in controlling a nonlinear lag dominant process. Secondly, the effect of different tuning algorithms on the p...

Full description

Saved in:
Bibliographic Details
Main Author: Goh, Han Keat.
Other Authors: Devanathan, Rajagopalan
Format: Theses and Dissertations
Published: 2008
Subjects:
DRNTU::Engineering::Electrical and electronic engineering::Control and instrumentation::Control engineering
Online Access:http://hdl.handle.net/10356/4297
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
id sg-ntu-dr.10356-4297
record_format dspace
spelling sg-ntu-dr.10356-42972023-07-04T16:00:20Z Empirical design of PID gain scheduler for the control of a nonlinear lag dominant process Goh, Han Keat. Devanathan, Rajagopalan School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering::Control and instrumentation::Control engineering The objective of the project is four-fold. Firstly, we studied the extent by which the "PID Gain Scheduler" is able to improve the performance of a "Fixed PID" controller in controlling a nonlinear lag dominant process. Secondly, the effect of different tuning algorithms on the performance of a "Fixed PID" controller is studied. Thirdly, we attempted to establish the existence of a time invariant relationship between set point response and load disturbance response of a "Fixed PID" controller which had initially been tuned for a set point disturbance. Fourthly, an empirical method to optimally design a "PID Gain Scheduler" using time domain specifications is developed. Master of Science (Computer Control and Automation) 2008-09-17T09:48:50Z 2008-09-17T09:48:50Z 2007 2007 Thesis http://hdl.handle.net/10356/4297 Nanyang Technological University application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
topic DRNTU::Engineering::Electrical and electronic engineering::Control and instrumentation::Control engineering
spellingShingle DRNTU::Engineering::Electrical and electronic engineering::Control and instrumentation::Control engineering
Goh, Han Keat.
Empirical design of PID gain scheduler for the control of a nonlinear lag dominant process
description The objective of the project is four-fold. Firstly, we studied the extent by which the "PID Gain Scheduler" is able to improve the performance of a "Fixed PID" controller in controlling a nonlinear lag dominant process. Secondly, the effect of different tuning algorithms on the performance of a "Fixed PID" controller is studied. Thirdly, we attempted to establish the existence of a time invariant relationship between set point response and load disturbance response of a "Fixed PID" controller which had initially been tuned for a set point disturbance. Fourthly, an empirical method to optimally design a "PID Gain Scheduler" using time domain specifications is developed.
author2 Devanathan, Rajagopalan
author_facet Devanathan, Rajagopalan
Goh, Han Keat.
format Theses and Dissertations
author Goh, Han Keat.
author_sort Goh, Han Keat.
title Empirical design of PID gain scheduler for the control of a nonlinear lag dominant process
title_short Empirical design of PID gain scheduler for the control of a nonlinear lag dominant process
title_full Empirical design of PID gain scheduler for the control of a nonlinear lag dominant process
title_fullStr Empirical design of PID gain scheduler for the control of a nonlinear lag dominant process
title_full_unstemmed Empirical design of PID gain scheduler for the control of a nonlinear lag dominant process
title_sort empirical design of pid gain scheduler for the control of a nonlinear lag dominant process
publishDate 2008
url http://hdl.handle.net/10356/4297
_version_ 1772827273542500352

Similar Items