Design of true logarithmic amplifier
The design, the implementation and the validation of a CMOS True Logarithmic Amplifier (TLA) for the receiver section is described in this dissertation. The amplifier realizes a piecewise linear approximation to an exact logarithmic response. A design procedure that yields breakpoints on the exact r...
Saved in:
Main Author: | Aung Kyaw Moe |
---|---|
Other Authors: | Ng, Lian Soon |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/4391 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Design and implementation of a digital integrated circuit for logarithmic conversion (AS6)
by: Ne Kyaw Zwa Lwin
Published: (2011) -
Efficient architectures for computation of binary logarithm
by: Low, Joshua Yung Lih
Published: (2014) -
Design of low noise amplifier (LNA) for WiMax applications
by: Aung Myat Thu Linn
Published: (2010) -
Design of low noice amplifier and variable gain amplifier
by: Thant Zaw Oo.
Published: (2008) -
Design and implementation of a digital integrated circuit for logarithmic conversion (C4)
by: Wong, Wee Kiat.
Published: (2011)