FPGA-aware custom instructions for reconfigurable instruction set processors
It is evident that future embedded systems will continue to demand a higher degree of customization and design flexibility without compromising the Time-To-Market (TTM), and lower Non Recurring Engineering (NRE) costs. In this thesis, techniques for the automatic generation of profitable custom inst...
Saved in:
Main Author: | Lam, Siew Kei |
---|---|
Other Authors: | Thambipillai Srikanthan |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2011
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/43988 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Exploiting FPGA-aware merging of custom instructions for runtime reconfiguration
by: Lam, Siew-Kei, et al.
Published: (2013) -
CIDPro : custom instructions for dynamic program diversification
by: Pham, Thinh Hung, et al.
Published: (2021) -
Scalable custom instructions identification for instruction-set extensible processors
by: Yu, P., et al.
Published: (2013) -
Rapid design exploration framework for application-aware customization of soft core processors
by: Prakash, Alok, et al.
Published: (2021) -
Software-oriented approach to hardware-software co-simulation for an FPGA-based RISC extensible processor
by: Tham, Kwang Sheun
Published: (2010)