Low-power comparator-based pipelined ADC
Technology scaling has caused many issues for analog design. The op-amp based pipelined ADC which using the charge transfer technique using high gain, high speed manner had become an issue when the scaling down of device size and supply voltage occur. This project study a comparator based pipelined...
Saved in:
Main Author: | Liew, Tien Wei. |
---|---|
Other Authors: | Siek Liter |
Format: | Final Year Project |
Language: | English |
Published: |
2011
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/46011 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Low-power non-binary SAR ADC with a two-mode comparator
by: Li, Jianni
Published: (2015) -
Low power ADC design
by: New, Jin Rui
Published: (2020) -
An ultra low-power successive approximation ADC using an offset-biased auto-zero comparator
by: Chan, Pak Kwong, et al.
Published: (2010) -
Low power SAR ADC designs for sensing applications
by: Yang, Yongkui
Published: (2017) -
Adiabatic comparator for analog-to-digital converter (ADC)
by: Sanket Gupta.
Published: (2011)