FPGA implementation of product accumulate codes
129 p.
Saved in:
Main Author: | Koh, Tiong Aik |
---|---|
Other Authors: | Guan Yong Liang |
Format: | Theses and Dissertations |
Published: |
2011
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/47030 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
A reconfigurable FPGA implementation of an LDPC decoder for unstructured codes
by: Hosseini, S. M. Ehsan, et al.
Published: (2010) -
FPGA implementation of low density parity-check (LDPC) coded recording channels
by: Seyed Mohammad Ehsan Hosseini
Published: (2010) -
Implementation of a convolutional neural network on FPGA
by: Xue, Can
Published: (2018) -
Design and implementation of an image processing system on FPGA
by: Li, Zhichen.
Published: (2013) -
FPGA-based investigation of coding and detection for non-volatile memories
by: Lim, Melvin Heng Li
Published: (2015)