Analysis of CMOS circuits : glitch power
The study of the glitch and its power dissipation are investigated. The glitch power of CMOS inverter is analyzed as an initial step for the understanding of digital circuits in general.
Saved in:
Main Author: | Cai, Hong |
---|---|
Other Authors: | Liu, Po Ching |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/4835 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Low power CMOS circuits
by: Teo, Kok Chin
Published: (2014) -
Low power CMOS memory circuit design
by: Foo, Chee Heng
Published: (2020) -
Detection and prevention of critical races in finite state machines driving glitch-sensitive receivers
by: Arunita Mukhopadhyay
Published: (2018) -
Delay sensitivity analysis of scaled BiCMOS/CMOS/ECL circuits
by: Sin, You Seng.
Published: (2009) -
CMOS differential logic circuits for low power and high-speed applications
by: They, Kian Seng
Published: (2008)