Compact modeling of gate-all-around silicon nanowire MOSFETs
This thesis documents the compact model development for the silicon nanowire MOSFET. A surface-potential based scalable model is developed for silicon nanowire MOSFET. An accurate surface potential initial guess is derived for the iterative surface potential solution within a few iteration steps. An...
Saved in:
Main Author: | |
---|---|
Other Authors: | |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/48643 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |