Compact modeling of gate-all-around silicon nanowire MOSFETs
This thesis documents the compact model development for the silicon nanowire MOSFET. A surface-potential based scalable model is developed for silicon nanowire MOSFET. An accurate surface potential initial guess is derived for the iterative surface potential solution within a few iteration steps. An...
Saved in:
Main Author: | Lin Shihuan |
---|---|
Other Authors: | Ang Lay Kee, Ricky |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/48643 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Gate-all-around silicon nanowire FET modeling
by: Chen, Xiangchen
Published: (2014) -
Study of erbium disilicide and its application in Schottky source/drain silicon nanowire MOSFETs
by: Tan, Eu Jin
Published: (2010) -
Variability study of nanowire: a compact model application
by: Machavolu Kamakshi Srikanth
Published: (2011) -
Study of breakdown in ultrathin gate dielectrics in nanoscale MOSFETs
by: Lo, Vui Lip
Published: (2010) -
Structure effects in the gate-all-around silicon nanowire MOSFETs
by: Liang, G.
Published: (2014)