A full-custom IC design flow low power design using 16-bit full adder
As speed increases and size decreases, power dissipation per unit area is on the rise. Power dissipation became a glaring issue in IC design. Therefore, it draws down the need to learn full custom IC Electronic Design Automation (EDA). The study focuses on processes in full custom design flow in Cad...
Saved in:
Main Author: | Lim, Valerie Ying Fang. |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Final Year Project |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/49961 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
16-bit full adder design based on cadence full-custom IC design flow
by: Yan, Aung Win
Published: (2012) -
A full-custom IC design flow high speed design using 16-bit full adder
by: Teo, Kok Xuan.
Published: (2012) -
Design of ultra low power 1-bit full adder cell for logic devices
by: Kumar, Abhishek
Published: (2019) -
A full-custom IC design flow
by: Sia, Jason.
Published: (2013) -
Low power 32-bit full adders in 65nm CMOS technology
by: Kumar, Praveen.
Published: (2014)