Design of process variation-tolerant circuits
This report emphasises on the 6T Static Random Access Memory (SRAM). It describes the basic theory of the SRAM, the concepts of measuring degradation in digital circuits as well as effects of wordline modulation to mitigate the impact of the combined effect of Negative Bias Temperature Instability (...
Saved in:
Main Author: | Ho, Kim Ming. |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Final Year Project |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/50088 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of variation-tolerant integrated circuits
by: Jayakrishnan, Mini
Published: (2018) -
Variation tolerant sensing circuits for resistive memory
by: Liu, Runbo
Published: (2022) -
Design and analysis of low-power, variation-tolerant match-line sense amplifiers for large capacity content addressable memories (CAMs) in 65 nm CMOS process
by: Tan, Xiao Liang.
Published: (2011) -
Electrical design of signal conditioning and signal processing circuit for Rogowski coil
by: Francis, Antony Denisha
Published: (2016) -
Design and realization of battery protection and balancing circuits
by: Ju, Chengquan
Published: (2012)